Formal Synthesis of Control Functions with Supremica

Knut Ákesson, Martin Fabian and Hugo Flordal
Department of Signals and Systems
Chalmers University of Technology
Gothenburg, Sweden
Email: {knut.fabian,flordal}@chalmers.se

Abstract—Supremica is a tool for formal synthesis of discrete-event control functions based on discrete event models of the uncontrolled plant and specifications of the desired closed-loop behavior. By using formal synthesis of control functions the need for formal verification is reduced since the control functions are computed to automatically fulfill the given specifications, that is, they are “correct by construction”. Formal synthesis is especially useful for applications where the system-requirements or the available hardware is changing frequently. The modeling framework in Supremica is based on finite automata extended with variables, guard conditions and action functions. In order to handle large scale problems Supremica uses compositional abstraction techniques, and binary decision diagrams. Since the modeling language and algorithms are generic these techniques are useful in many application areas including control functions implemented in hardware. Supremica has been used in a number of industrial research projects to synthesize control functions for industrial robots and flexible manufacturing systems.

I. INTRODUCTION

Embedded computers are often used to implement control functions for reactive systems. Formal verification techniques, like model checking, may be used to guarantee that the control functions behave as expected in all circumstances. However, an alternative approach is to automatically synthesize control functions from high-level descriptions that are correct by construction. While formal verification techniques have been developed mainly by the computer science community, formal synthesis of control functions has been developed in the control community where reactive systems are commonly referred to as discrete event systems and their control functions is named supervisor.

The supervisory control theory (SCT) [1], [2] is a general framework for verification and synthesis of discrete event supervisors that has shown promising results. However, in order for SCT to be accepted in industry, user friendly tools able to solve large problems are critical. Supremica [3], [4] is an attempt to build an integrated development environment that is able to solve large scale supervisor verification and synthesis problems.

The purpose of this paper is to briefly present Supremica and some of the main ideas of the SCT for synthesizing control functions that are correct by construction. Supremica is constantly evolving but the latest release can always be downloaded, free for education and research, from [3].

II. SUPERVISORY CONTROL THEORY

Reactive systems have been a research field within computer science and engineering for a long time. However, with no control theoretic background, the main focus is on verification of, typically already controlled, reactive systems rather than the synthesis of control functions for an uncontrolled system. The Supervisory Control Theory (SCT) [1], [2] took a control-theoretic model-based approach, applying formal reasoning on a model of the uncontrolled process, the plant, and a model of the desired behavior of the controlled system denoted the specification. From the plant and the specification a safety device, called a supervisor, can be automatically synthesized. The supervisor controls the plant to always stay within the limits set by the specification, by dynamically disallowing the plant to generate events that might otherwise have been generated.

The SCT proves that given a plant and a specification there will always exist an optimal supervisor guaranteeing that the specification will not be broken, while at the same time allowing the system to always fulfill its defined (sub-)tasks. Optimality concerns here restricting the given plant as little as absolutely necessary. Such a supervisor is said to be maximally permissive, since it allows the controlled system the largest possible amount of freedom, in terms of event-generation, within the constraints set by the plant and the specification.

The control theoretic contribution concerns the inclusion of a certain type of “controllability”. The supervisor is mainly a safety device that hinders the plant from executing events that would take the controlled system outside the specified behavior. However, not all events can be hindered from occurring, some events are uncontrollable, and the supervisor must never (try to) disable any of the uncontrollable events. It is known, [1], that for a given specification and plant, a supervisor that guarantees that the entire specification can be achieved exists if and only if the specification is controllable. This means that the specification must be such that it can be enforced without having to (try to) disable any uncontrollable events. If the specification is not controllable, it is further known that a supervisor still exists, but this supervisor can only achieve a sub-behavior of the specification, namely what is known as a controllable sub-language. Even more, it is also known that a unique optimal such supervisor exists and
is readily calculable, and this supervisor will achieve the supremal controllable sublanguage of the specification.

In addition to controllability, which is a safety property, it is desired for the supervisor to be non-blocking. This is a progress property enforced by the supervisor that guarantees that at least one marked state is reachable from any state that it allows the controlled system to reach. Marked states typically represent (sub-)tasks that the system must always be able to finish. Typically, the initial state is a marked state, guaranteeing that under supervision of a non-blocking (and controllable) supervisor the task that the system performs can be performed again and again. As above, it is known that the supremal controllable and non-blocking sublanguage of a specification with respect to a given plant, exists.

Though the SCT traditionally has focused on synthesis of supervisors, verification is a natural step within synthesis. Synthesis can be viewed as a series of verification tasks, where the process model (the plant) allows the automatic alteration of the suggested, and negatively verified, supervisor. In this respect, the original specification can be viewed as a first supervisor candidate; if it is verified to be correct (controllable and non-blocking) then no further processing is necessary. Thus, by construction, a synthesized supervisor will always be verified to be correct.

To summarize, a maximally permissive, controllable and non-blocking supervisor for a given specification and plant always exists but may be expensive to calculate due to the non-blocking supervisor for a given specification and plant. Thus, by construction, a synthesized supervisor will always be performed again and again. As above, it is known that the supremal controllable sublanguage is readily calculatable, and this supervisor will achieve the supremal controllable sublanguage of the specification.

III. Modeling Framework in Supremica

The modeling formalism in the user interface of Supremica is called Extended Finite Automata, EFA [6]. EFA are an augmentation of ordinary automata, as defined in [7], with variables, guard formulas and action functions. An EFA modeling a stick-picking game is shown in Fig. 1. We associate the guards and actions to the transitions in the automaton. The transitions in the EFA are enabled if and only if the guard formula is true. When a transition is taken, updating actions of a set of variables may follow. For example, the event player2_remove_two is enabled when the guard-formula sticks > 1 is satisfied, and if the event is executed the action function is triggered and the value of the sticks variable is decreased by 2.

On a low level, Supremica currently uses ordinary automata for its computations. In [6], it is shown how a set of EFA can be compiled into ordinary automata with the same behavior. For lack of space, the definitions of EFAs are left out here in favor of ordinary automata that will be used throughout to define the necessary concepts.

Definition 1 (Nondeterministic finite automaton): An nondeterministic finite automaton is a 5-tuple $G = \langle Q, \Sigma, \rightarrow, Q_1, Q_m \rangle$ where $Q$ is a finite set of states; $\Sigma$, the alphabet, is a nonempty finite set of events; $\rightarrow \subseteq Q \times \Sigma \times Q$ is the transition relation; $Q_1 \subseteq Q$ is the set of initial states; and $Q_m \subseteq Q$ is the set of marked states.

The controllability of an event is a global property and the alphabet $\Sigma$ can be partitioned into the sets $\Sigma_c$ and $\Sigma_u$ of controllable and uncontrollable events, respectively.

The transition relation is written in infix notation, for example, $p \xrightarrow{\sigma} q$ denotes a transition from state $p$ to state $q$ associated with the event $\sigma$. This notation is further extended to strings in $\Sigma^*$ in the natural way. For state sets $Q_1, Q_2 \subseteq Q$, the notation $Q_1 \xrightarrow{\sigma} Q_2$ denotes the existence of some $q_1 \in Q_1$ and some $q_2 \in Q_2$ such that $q_1 \xrightarrow{\sigma} q_2$.

Automata (plants, specifications and supervisors alike) running in parallel interact under lock-step synchronization in the style of [8].

Definition 2: Let $G_1 = \langle Q_1, \Sigma_1, \rightarrow_1, Q_1^1, Q_1^m \rangle$ and $G_2 = \langle Q_2, \Sigma_2, \rightarrow_2, Q_2^1, Q_2^m \rangle$ be two automata. The synchronous composition of $G_1$ and $G_2$ is

$$G_1 \parallel G_2 = \langle Q_1 \times Q_2, \Sigma_1 \cup \Sigma_2, \rightarrow, Q_1^1 \times Q_2^1, Q_1^m \times Q_2^m \rangle \quad (1)$$

where

$$\langle p, q \rangle \xrightarrow{\sigma} \langle p', q' \rangle \text{ if } \sigma \in (\Sigma_1 \cup \Sigma_2), \quad p \xrightarrow{\rightarrow_1} p', \quad q \xrightarrow{\rightarrow_2} q';$$

and

$$\langle p, q \rangle \xrightarrow{\rightarrow_1} \langle p', q' \rangle \text{ if } \sigma \in \Sigma_1 \setminus \Sigma_2, \quad p \xrightarrow{\rightarrow_1} p';$$

$$\langle p, q \rangle \xrightarrow{\rightarrow_2} \langle p', q' \rangle \text{ if } \sigma \in \Sigma_2 \setminus \Sigma_1, \quad q \xrightarrow{\rightarrow_2} q'.$$

The synchronous composition is also useful when modeling large systems because it allows the user to build multiple sub-models, and the global behavior can then be described using the sub-models and the synchronous composition operator.

The behaviour of a system may, for the purposes of this paper, be represented by its languages, i.e. the sets of strings that the system may generate.

Definition 3 (Languages): Let $G = \langle Q, \Sigma, \rightarrow, Q_1, Q_m \rangle$ be an automaton. The language of $G$, denoted $L(G)$ and the marked language of $G$, denoted $M(G)$ are defined as

$$L(G) = \{ s \in \Sigma^* \mid Q \xrightarrow{\sigma} s \},$$

$$M(G) = \{ s \in \Sigma^* \mid Q \xrightarrow{\sigma} Q_m \}.$$
A supervisor $S$ is nonblocking with respect to a plant $G$ if $G \parallel S$ is nonblocking.

The basic supervisory control problem then concerns the following. Given a plant $G$ and a specification $K$, calculate a supervisor $S$ such that:

- $\mathcal{L}(G \parallel S) \subseteq \mathcal{L}(G \parallel K)$
- $\mathcal{M}(G \parallel S) \subseteq \mathcal{M}(G \parallel K)$
- $\mathcal{L}(G \parallel S) \subseteq \mathcal{L}(G \parallel S') \subseteq \mathcal{L}(G \parallel S)$, $\forall S' \in \mathcal{CNB}(G, K)$

Conditions i) and ii) state that the controlled closed-loop behavior must be included in the specified closed-loop behavior. Condition iii) means that the closed-loop system must be non-blocking. Condition iv) states that the supervisor must be controllable with respect to the plant. Finally, condition v) states that all other controllable and non-blocking supervisor candidates must be more restrictive than $S$, i.e. $S$ has to be the maximally permissive supervisor.

IV. COMPUTATIONAL EFFICIENCY

Synthesizing, as well as verifying, a supervisor generally entails enumerating the state-space of a model of the controlled system. A monolithic approach to this, where the entire state-space is explicitly enumerated is typically intractable for systems of industrially interesting sizes. For instance, the monolithic model of a of a central-locking system for a modern car, [9], encompasses a global state-space of roughly 1 billion reachable states. Naturally, such a large state-space cannot be efficiently manipulated by explicit enumeration of the states.

One approach to defeat this “state-space explosion problem” for supervisor synthesis uses ideas from symbolic model checking, in particular binary decision diagrams, BDDs [10]. BDDs can efficiently represent and manipulate Boolean functions representing for example supervisory control problems.

However, typically, a plant and a specification are given in a modular way, as sets of interacting sub-systems. Each of these sub-systems is generally relatively small, but together they span an enormous global state-space. The model of the central-locking system mentioned above is a modular model consisting of 53 automata (18 plant and 35 specifications) the largest of which has 27 states and 80 transitions.

As the number of model-components (modules) grows, the state-space of the monolithic system grows exponentially. Thus it would be very beneficial to be able to perform synthesis (as well as verification) modularly; without composing the corresponding monolithic model. Several research groups have conducted research related to various aspects of this. Another way to exploit the modularity is through the compositional approach: incrementally calculating abstractions to simplify the problem. Supremica implements monolithic, modular, BDD, and compositional verification and synthesis algorithms for solving non-blocking, controllability, and combined non-blocking and controllability problems.

In Table I, the results of some benchmarks example calculations are shown. The table shows statistics from Supremica using modular, BDD, and compositional algorithms for solving controllability ($C$) and nonblocking ($NB$) synthesis and verification problems. The AGV example, from [11], models four automated guided vehicles that needs to be coordinated to avoid collisions and verriegl3 is the central locking model mentioned above. The philo examples are models of the classical dining philosophers example with 256, 512 and 1024 philosophers respectively. The number of automata in the models is shown in the “Aut.” column, the number of reachable states of the state-space can be found in the “Size” column. For the respective experiments, the columns “States” and “Trans.” represent the total numbers of states and transitions examined during the computation and “Time” gives the execution time. All experiments were conducted on a standard desktop PC with a 3.2 GHz processor and 1.5 GB of RAM.

For more detailed presentations of the algorithms used in Supremica as well as further benchmarks see [12]–[17].

V. APPLICATIONS

Even though the SCT theory is general and can be applied to any system that may be suitably modeled using a finite state representation, most of the applications have so far been within industrial automation. One possible explanation for this is the frequent modifications to both available production equipment and the product to be produced using the production equipment. In our research group we collaborate with both European and North American based automotive companies and with suppliers of industrial automation equipment and tools, in order to develop new techniques and tools that allows the users to faster generate control functions of high quality. Supremica is a vital component in these collaborations. Below is a brief presentation of a few projects where we are cooperating with industrial partners.

A. Industrial Robot Interlocking

In a modern car factory several industrial robots often work concurrently in a shared space in order to fulfill a given task, for example by welding the frame of the car together. In this setting, there is an obvious risk for collisions between the robots. Typically, this is handled by having a programmable logic controller coordinate the movements of the robots. However, manually generating the coordination logic is both time-consuming and error prone due to the number of possible situations that must be taken into account. By using 3D-simulation models of the industrial robots it is possible to automatically extract finite state models of the tasks to be completed and finite state models that model mutual exclusion zones where only a single robot is allowed to be at a time. This approach has been implemented as an add-on for a commercial robot programming and simulation environment, the coordination logic synthesis part is done using the Supremica kernel. The approach is presented in [18].

B. Manufacturing Systems

A manufacturing system typically consists of both industrial robots and other sensors and actuators. Large parts of the
control logic can be automatically synthesized using high-level application-specific descriptions that allow the user to focus on describing properties of the desired closed-loop behavior. The synthesis procedure then automatically computes the detailed control logic that guarantees that all specifications are fulfilled. Supremica is used in the prototype applications that we have developed for demonstrating the feasibility of the approach. The approach is presented in more detail in [19], [20].

C. Autonomous Vehicle

The SCT is equivalent to multi-agent planning [5]. In autonomous vehicles, and especially for space rovers, it is critical that the software never fails and that all tasks may be successfully completed. By using finite state models of all tasks and resources it is possible to synthesize a supervisor that schedules the tasks such that all tasks can successfully finish while all resource constraints are obeyed. Together with a European company within the space industry the feasibility of using Supremica for generation of parts of the scheduling code has been investigated. The details regarding this project is still unpublished.

VI. CODE GENERATION

The difference between implementing control function in hardware and software is shrinking due to the flexibility of FPGAs and associated tools. Supremica includes functionality to automatically generate control code for a number of languages, including ANSI C, that implements the behavior of the synthesized supervisor. In addition it should be straightforward to generate VHDL-code that could be used to program FPGA circuits in order to implement the control function in hardware.

VII. CONCLUSIONS

A tool, Supremica, for verification and synthesis of discrete event supervisors according to the Supervisory control theory was presented. The tool implements current state-of-the-art algorithms to handle systems of industrially interesting sizes. As modeling formalism Extended Finite Automata are used. Supremica is currently used in a number of research projects together with industrial partners to facilitate the development of control functions. The use of formal methods of synthesizing control functions, that are correct by construction, address an import problem with implications for both how software and hardware control functions are developed.

REFERENCES